The room temperature-operation of a single-electron metal-oxide-semiconductor (MOS) memory with a defined quantum dot fabricated by sidewall patterning technique based on conventional VLSI technologies has been demonstrated without the aid of electron beam (EB) lithography for the first time. Sidewall patterning technique shows a good uniformity and controllability as well as high throughput. The fabricated memory devices show quantized threshold voltage shifts at room temperature. Timedependant measurement of drain current shows discrete electron injection to the quantum dot. In addition, fabricated devices have good subthreshold swing and retention characteristics.
Introduction
As the scaling-down of storage node in the memory devices is accelerated, the number of stored electrons is decreasing rapidly. Consequently, the thermal fluctuation energy is comparable to the charging energy in the memory storage node and it is more and more difficult to determine the memory cell states. The single-electron memory is one of the promising memory devices to overcome these physical limits. 1, 2) Among a few kinds of single-electron memories, metal-oxide-semiconductor (MOS) structures with a floating gate have been on the main focus. Presently, the floating gates in these memories can be classified into two types. One is the lithographically-defined single quantum dot type 3, 4) and the other is the nanocrystal dot array type. [5] [6] [7] Nanocrystal memories have merits in simple nanoscale-dot formation. The fluctuation of dot size and density and interaction among dots, however, renders these structures into inherently uncontrollable devices. On the other hand, single dot memories have the same structures as the conventional silicon flash memory devices and, ultimately, these are the scaled-down version of present flash memory cells.
For the sake of room temperature operating single dot single-electron memories, the development of the good nanopatterning technology is indispensable. Until now, electron beam (EB) lithography is mainly used to define quantum wires and dots. However, long time and high cost are required in patterning many wafers.
In this paper, we have implemented a novel patterning method based on conventional silicon VLSI technology (named as sidewall patterning technique). 8) Sidewall patterning technique has good uniformity and controllability as well as high throughput. Applying this patterning method, we have fabricated room temperature operating single-electron memories with self-aligned quantum dots on narrow silicon channels.
Pattering of the Quantum Dot
The process sequence for the patterning of a self-aligned quantum dot on a narrow channel is described in Fig. 1 . The experiments have been performed on silicon-on-insulator (SOI) wafers. At first, thermal oxide is grown on the silicon film and amorphous silicon as quantum dot material is deposited at 550
• C using a low pressure chemical vapor deposition (LPCVD) system and tetra-ethyl-ortho-silicate (TEOS) oxide is deposited as a buffer layer. Then, Si 3 N 4 is deposited by LPCVD at 785
• C and patterned by conventional photolithography. Next, amorphous silicon is deposited again and annealed at 800
• C for 30 min for densification. Subsequently, amorphous silicon is anisotropically etched using Cl 2 reactive-ion plasma followed by sidewall formation at the edge of Si 3 N 4 layer. After the remaining Si 3 N 4 is chemically etched in the H 3 PO 4 solution, the oxide layer is anisotropically etched in CHF 3 /CF 4 reactive-ion plasma using the sidewall as a hardmask. Next, amorphous silicon, thermal oxide and silicon film are all anisotropically etched to define quantum wire. Then, for the dot patterning, Si 3 N 4 is deposited again and patterned perpendicularly by photolithography to cross over the above-mentioned wire. And then, the previous sequence of steps is repeated except that final anisotropic etching is stopped at thermal oxide layer on silicon film. Figure 2 is the scanning electron microscope (SEM) images showing the cross section of 30 and 60-nm-wide silicon quantum wires defined by sidewall patterning technique. Depending on the thickness of deposited amorphous silicon and anisotropic etching time for the sidewall formation, we can control the width of patterned wires accurately. Figure 3 is the SEM image showing the amorphous silicon quantum dot defined by sidewall patterning technique. Its planar area is about 30 nm × 35 nm before size reduction by thermal oxidation.
To inspect the uniformity of line width, we measured the electrical conductance values of defined wires. For comparison, wires defined by sidewall patterning technique and EB lithography with beam diameter of 50 nm were measured together. The measured wires have 50 µm length in common In sidewall patterning technique, we selected wider wires than those in fabricated devices in order to compare with EB lithography in similar size. 
Fabrication of Single-Electron Memory Devices
The single-electron memory fabrication sequence is shown in Fig. 4 . The devices were fabricated on the 4 × 10 15 cm −3
p-doped 60-nm-thick top layer of a SOI wafer prepared by separation by implanted oxygen. This top layer is separated from the Si substrate by 415-nm-thick buried oxide. First of all, thermal oxide was grown for the thinning of the top silicon layer to 30 nm. After this oxide was removed in the HF solution, 3-nm-thick oxide was grown in dry O 2 at 800
• C to form tunnel barrier between quantum dot and silicon channel. Next, the 40-nm-thick amorphous silicon which is finally supposed to be the quantum dot was deposited by LPCVD at 550
• C. And then, the quantum dot patterning process described in Fig. 1 was performed. Active area was defined at the narrow silicon channel patterning step ( Fig. 1(d) ). After quantum dot patterning by sidewall patterning technique, the planar area of defined quantum dot was about 30 nm × 35 nm and silicon channel width was 30 nm. After quantum dot patterning, thermal oxidation was carried out in dry O 2 at 800
• C for 10 min in order to achieve dot size reduction. At this time, the oxide growth rate on the amorphous silicon dot material is faster than that on the crystalline silicon. The spacer was formed around quantum dot through 40-nm-thick TEOS oxide deposition and etching. Then, 20 keV, 1 × 10 14 cm −2 As + implantation was done through the screen oxide of 20 nm to increase conductivity in narrow channel. After the removal of screen oxide, 30-nm-thick control gate oxide and 200-nmthick polysilicon control gate was deposited. Then, control gate electrode was patterned and n + S/D regions were formed by As + implantation with 5 × 10 15 cm −2 at 40 keV. At the end of the fabrication, furnace annealing was performed at 900
• C for 40 min. Figure 5 shows the schematic of the fabricated single-electron memories. All of this sequence is compatible with the conventional silicon complementary metaloxide-semiconductor (CMOS) process technology. Figure 6 shows the hysteresis characteristics of the fabricated devices. The control gate bias was swept from 0 V to 8 V and swept down backward at a 0.67 V/s scan rate with V SD = 100 mV and V SUB = 0 V. Two cases are plotted in the control gate bias range of 0 V to 3 V. In case of the device without an intentional quantum dot, the threshold voltage is not changed by any means. But, the device with a quantum dot has the threshold voltage shift of about 0.24 V. In Fig. 6 , the devices have good subthreshold characteristics: subthreshold swing is 76 mV/dec and I ON /I OFF ratio is 10 6 even though they have very narrow channel width. Figure 7 shows the threshold voltage as a function of the control gate bias at 300 K and 10 K. Writing time was 5 s for enough electrons to jump into the quantum dot. In Fig. 7 , threshold voltage data of the 10 K is shifted by −0.1 V to compare easily V th and V P at 300 K and 10 K, where V th is the threshold voltage shift amplitude and V P is the interval of gate bias between the quantized shifts. Theoretically, threshold voltage is higher at low temperature 9) and in fact, devices measured at 300 K and 10 K were not the same. The measured devices clearly show the quantized threshold voltage shift due to coulomb blockade effect and have similar V th and V P values of 50 mV and 300 mV at 300 K and 10 K, from which we can think that two devices have quantum dots with same size. For the injection of another electron in the floating quantum dot, it is required that the increment of the charging voltage of the e/C dg , where C dg is the capacitance between quantum dot and control gate. That is V P ≈ e/C dg . 1) From our measurements, C dg is calculated to be about 0.53 aF and it is estimated that the effective size of the quantum dot in our devices is about 20 nm × 25 nm. Con- sidering that the patterned quantum dot in Fig. 3 is further reduced by an additional thermal oxidation, this is consistent with the geometry of the defined quantum dot. Figure 8 shows the single-electron memory charging characteristics. The time-dependent drain current was measured at 10 K during a write process with V G = 6.5 V and V SD = 2 V. In this bias condition, the drain current variation was well observed within the measurement time range. A little fluctuation seems to result from the measurement system whose sampling frequency is almost identical with the noise frequency. The drain current shows a few step-like decrease as write process is progressed as shown in Fig. 8 . This is explained by the successive charging of electrons into the quantum dot. The interval between the steps in the drain current is about 50 s, roughly. After 300 s, it takes long time for the drain current to decrease. This is because it is more difficult to inject another electron into the dot due to lower potential driving force by the earlier injected electrons. If gate bias is higher, it will take shorter time to inject another electron. Figure 9 shows the retention time of the fabricated memory devices. After writing at a gate bias of V G = 9 V for 5 s, the threshold voltage is measured at a low gate bias region to exclude additional writing. Though the tunnel oxide thickness is in the direct tunneling regime, the devices show good retention characteristics until 5 × 10 3 s. Of course, if the tunnel oxide is the thicker, the retention time would be longer. But, writing time is also longer. Further study is required to overcome this trade-off.
Conclusions
We have implemented a novel patterning method based on conventional silicon VLSI technology and fabricated the room temperature operating single-electron MOS memory without the aid of EB lithography for the first time. Sidewall patterning technique has a good uniformity and controllability. Fabricated memory devices show good subthreshold swing and electron charging characteristics. Also, the devices show quantized threshold voltage shifts as a function of the gate bias at room temperature. Time-dependant measurement of drain current shows the step-like decrease, which is expected for the discrete electron injection into the quantum dot. Even though the tunnel oxide thickness is in the direct tunneling regime, memory devices show relatively good retention characteristics.
